АРХИТЕКТУРНО-СТРУКТУРНАЯ ОРГАНИЗАЦИЯ КОМПЬЮТЕРНЫХ СРЕДСТВ КЛАССА “ПРОЦЕССОР-В-ПАМЯТИ”

  • Published on
    03-Apr-2017

  • View
    220

  • Download
    5

Embed Size (px)

Transcript

  • ISSN 1028-9763. , 2005, 3 3

    681.3

    .. , .. , .. , ..

    -

    --______________________________________ Abstract: The new type of architecture of processor-inmemory is offered, possessing a high performance due to the run-time tuning of resources and effective use of processors. It is achieved by the choice of leading processors of the system, amounts of the processors up-diffused on the array of memory, the optimum processed data and etc. Key words: processor-in-memory,system on a single crystal, tuning resources. : --', . ; , '; . : --', , . : --, . , , , . : --, , ..

    1.

    . ,

    , ()

    .

    ,

    PIM- (Processor-in-memory) [1, 2].

    , ,

    - ,

    -, () ..

    -- ,

    - :

    -- (PIM)

    , (omputing-in-Memory Architecture) CIMA,

    DRAM (V-DRAM), RAM (IRAM), (V-IRAM)

    , (Multiprocessor-on-a-Chip),

    CPU/FPGA/DRAM, MIND (Memory, Intelligence and Networking Device ,

    ) . ,

    .

    ,

    ( ) ;

    (),

  • ISSN 1028-9763. , 2005, 3 4

    ,

    ; (

    ) ,

    ,

    ;

    ,

    , , [2].

    ( ),

    -

    ,

    .

    PIM- ,

    .

    2. PIM-

    , PIM-

    Terasys PIM- [3, 4],

    ( , ) DRAM-

    .

    DRAM

    /

    DRAM-

    DRAM-

    /

    DRAM-

    DRAM-

    -

    -

    -

    -

    DRAM

    - /

    . 1. PIM-

  • ISSN 1028-9763. , 2005, 3

    5

    ,

    ( SIMD-).

    DRAM. . 1.

    DRAM ,

    , DRAM-

    DRAM-. , ,

    (. 1).

    DRAM , ,

    ,

    .

    Multiprocessor-on-a-Chip ,

    RISC-,

    (, 8 -DRAM), PPRAM-.

    ,

    (. 1).

    Multiprocessor-on-a-chip

    . (, )

    .

    CPU/FPGA/DRAM

    (FPGA),

    ,

    (. 1). ,

    ,

    FPGA .

    ,

    FPGA, .

    0,18

    . , CPU/FPGA/DRAM

    .

    IRAM-

    - .

    V-IRAM- IRAM-.

    V-IRAM . 2 [5].

    V-IRAM,

    [5], - ,

    DRAM 8 . , -

    ,

  • ISSN 1028-9763. , 2005, 3 6

    /. . DRAM-

    , . DRAM

    . DRAM-

    , , 4 (

    2), 64- 8 32- .

    512- DRAM.

    MIND PIM-,

    . MIND

    . 3 [6, 7].

    PIM-, MIND

    , ( 2048

    /

    /

    /

    /-

    /

    . 3. MIND

    DRAM-

    . 2. V-IRAM

  • ISSN 1028-9763. , 2005, 3

    7

    DRAM)

    .

    [6, 7].

    , - ()

    .

    .

    , MIND :

    ,

    MIND,

    , ,

    MIND;

    ( MIND ) ,

    , ,

    , ;

    MIND

    ,

    ;

    ;

    ;

    MIND.

    ( )

    MIND (

    ).

    (-)

    , , MIND,

    .

    / ()

    .

    . ,

    . MIND

    ,

    .

    3. PIM- PIM-

    PIM-

    , .

    ,

  • ISSN 1028-9763. , 2005, 3 8

    .

    ( ),

    . PIM . 4 [8].

    N (),

    (), ( ),

    (, DRAM), ,

    .

    , (, PCI),

    HOST ( ), , ,

    . . 5 [9].

    DRAM.

    ,

    DRAM (. 5).

    . 5 "",

    . DRAM ()

    ().

    , PIM-,

    ,

    . , PIM ,

    . PIM-

    N-

    (PCI)

    - L1 - L2

    HOST-

    . 4. - -

    1- 2-

  • ISSN 1028-9763. , 2005, 3

    9

    ,

    . . 6

    --,

    [10], . 7 , MIND-.

    , , Gilgamesh (Giga Logic Gate Assemblies with Mesh

    Integration) , MIND

    [6, 7].

    .

    - - /

    0

    1

    N-1

    0

    1

    P-1

    3/2 RAM 3/2 RAM 3/2 RAM

    ,

    . 6. --,

    : ; ;

    . 5. PIM-

    SRAM-

    DRAM

    256

    256

  • ISSN 1028-9763. , 2005, 3 10

    Gilgamesh (, ) MIND,

    . MIND DRAM,

    , - .

    MIND

    .

    , ,

    MIND. ,

    MIND

    ,

    .

    MIND (. 8) DRAM, ,

    .

    , ,

    , , ,

    . 7. , MIND-

    -

    -

    . 8. MIND

  • ISSN 1028-9763. , 2005, 3

    11

    . MIND

    RISC .

    ( ) ,

    ,

    . , ,

    () .

    , .

    MIND ,

    ,

    . MIND ,

    .

    , .

    , .

    - Gilgamesh MIND,

    ,

    .

    Gilgamesh MIND.

    ,

    , ,

    (),

    ( )

    . . ,

    [8] SAGE (Statement-Analysis-Grouping-Evaluation),

    ,

    .

    ( 3,87

    PIM-, [8]).

    4. PIM-

    PIM- ,

    :

    1) ;

    2) ;

    3) .

    [6, 7]

    , .

    ,

    .

    , ,

  • ISSN 1028-9763. , 2005, 3 12

    PIM-,

    ,

    .

    , ,

    ,

    . , ,

    (),

    .

    .

    .

    , ,

    :

    , , -

    95 C/C ++, .

    /

    . 10. PIM , . 6

    MIND-

    MIND-

    . 9. Gilgamesh

  • ISSN 1028-9763. , 2005, 3

    13

    . 9 Gilgamesh

    ,

    , - , [6].

    , .

    PIM

    , . 6, . 10 [10].

    5. --

    PIM-

    :

    , ,

    , ;

    -

    , -

    , ,

    ; PIM,

    DRAM-; -

    .

    --

    ,

    ()

    ,

    ,

    [11].

    , ,

    ,

    .

    N - , R -

    (, R , RR ,...,2 ; NR ) , .

    , ,

    , ,

    PIM-, :

    1) -

    ,

    ,

  • ISSN 1028-9763. , 2005, 3 14

    , ,

    ;

    2) , :

    ,

    ();

    , ;

    --

    ;

    --

    ,

    / ;

    3) ;

    4)

    , :

    - ;

    / ,

    .

    (.11)

    ,

    ; -

    (); ,

    () (); () () ;

    , HOST-

    , .

    , PIM-,

    ( ), (). ,

    ,

    ,

    ,

    , .

    , ,

    .

    6.

    ,

    , PIM-,

    , 5 7 ,

    -

    . ,

  • ISSN 1028-9763. , 2005, 3

    15

    ,

    HOST-, -

    , .

    . ,

    2009 . DRAM 2.

    /

    2

    -

    1 1

    -

    -

    HOST-

    . 11. PIM-

  • ISSN 1028-9763. , 2005, 3 16

    . ,

    PIM-

    [11] ,

    ( PIM-)

    ,

    .

    --

    , , ,

    .

    , ,

    .

    ,

    .

    ,

    PIM-,

    , .

    1. Carlos Carvalho. The Gap between Processor and Memory Speeds. http://www. Ipdps.eece.unm.edu/1998/paper/074 pdf. 2. .., .., .. --(Processor-in-Memory) // . 2004. 5. . 30 37. 3. Landis David, Hulina Paul and Deno Scott, Roth Luke and Coraor Lee. Evaluation of computing in memory architectures for digital image processing applications. http://csdl.computer.org/comp/proceeding/iccd/1999/0406/00/0406014abs.htm. 4. Roth Luke, Coraor Lee, Landis David, Hulina Paul and Deno Scott. Computing in Memory Architectures for Digital Image Processing. http://www.csdl.computer.org/comp/proceedings/mtdt/1999/0259/00/02590008abs.htm. 5. Suh Jinwoo and Crago Stephen P. PIM- c. http://www.pdcl.eng.wayne.edu/msp01/paper8.pdf. 6. Sterling Thomas L. and Zima Hans P. Gilgamesh: A Multithreaded Processor-In-Memory Architecture for Petaflops Computing . http://www. sc-2002.org/paper dfs/pap.pap 105.pdf. 7. Zimaa Hans Pand, Sterlingb Thomas L. The Gilgamesh Processor_in_Memory Architecture and Its Execution Model. http://www.icsa.informatics.ed.ac.uk/cpc2001/proceedings/zima.ps. 8. Huang Tsung-Chuan, Chu Slo-Li .A Parallelizing framework for intelligent memory architectures. http://www.parallel.iis.sinica.edu.tw/cthpc/7th pc/7th/03C THPC2001-Hardcopy.pdf. 9. Huang M., Renau J., Yoo S-M. and Torrellas J. Energy/performance design of memory hierarchies for processor-in-memory chips. http://www.cho oyu.cs.uiuc.edu/renau/docs/verlag 00.pdf. 10.Sterling T. Keeping programming in MIND for the MTV petaflops generation. http:// www.ecse.monash.edu.au/conferences/ics/2002/slides/panell_sterling.pdf. 11. .., .., .., .., .., .. .. . . . 6259. G06F13/00, G06F12/00. 15.04.2005. . 4. 15.02.2005.

Recommended

View more >